patch-2.4.22 linux-2.4.22/drivers/net/amd8111e.h
Next file: linux-2.4.22/drivers/net/apne.c
Previous file: linux-2.4.22/drivers/net/amd8111e.c
Back to the patch index
Back to the overall index
- Lines: 1108
- Date:
2003-08-25 04:44:42.000000000 -0700
- Orig file:
linux-2.4.21/drivers/net/amd8111e.h
- Orig date:
2003-06-13 07:51:34.000000000 -0700
diff -urN linux-2.4.21/drivers/net/amd8111e.h linux-2.4.22/drivers/net/amd8111e.h
@@ -1,4 +1,7 @@
/*
+ * Advanced Micro Devices Inc. AMD8111E Linux Network Driver
+ * Copyright (C) 2003 Advanced Micro Devices
+ *
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
@@ -27,73 +30,14 @@
Kernel Mode
Revision History:
-
+ 3.0.0
+ Initial Revision.
+ 3.0.1
*/
#ifndef _AMD811E_H
#define _AMD811E_H
-/* Hardware definitions */
-
-#define B31_MASK 0x80000000
-#define B30_MASK 0X40000000
-#define B29_MASK 0x20000000
-#define B28_MASK 0x10000000
-#define B27_MASK 0x08000000
-#define B26_MASK 0x04000000
-#define B25_MASK 0x02000000
-#define B24_MASK 0x01000000
-#define B23_MASK 0x00800000
-#define B22_MASK 0x00400000
-#define B21_MASK 0x00200000
-#define B20_MASK 0x00100000
-#define B19_MASK 0x00080000
-#define B18_MASK 0x00040000
-#define B17_MASK 0x00020000
-#define B16_MASK 0x00010000
-
-#define B15_MASK 0x8000
-#define B14_MASK 0x4000
-#define B13_MASK 0x2000
-#define B12_MASK 0x1000
-#define B11_MASK 0x0800
-#define B10_MASK 0x0400
-#define B9_MASK 0x0200
-#define B8_MASK 0x0100
-#define B7_MASK 0x0080
-#define B6_MASK 0x0040
-#define B5_MASK 0x0020
-#define B4_MASK 0x0010
-#define B3_MASK 0x0008
-#define B2_MASK 0x0004
-#define B1_MASK 0x0002
-#define B0_MASK 0x0001
-
-/* PCI register offset */
-#define PCI_ID_REG 0x00
-#define PCI_COMMAND_REG 0x04
-/* #define MEMEN_BIT B1_MASK */
-/* #define IOEN_BIT B0_MASK */
-#define PCI_REV_ID_REG 0x08
-#define PCI_MEM_BASE_REG 0x10
-/* #define MEMBASE_MASK 0xFFFFF000 */
-/* #define MEMBASE_SIZE 4096 */
-#define PCI_INTR_REG 0x3C
-#define PCI_STATUS_REG 0x06
-#define PCI_CAP_ID_REG_OFFSET 0x34
-#define PCI_PMC_REG_OFFSET 0x36
-#define PCI_PMCSR_REG_OFFSET 0x38
-
-/* #define NEW_CAP 0x0010 */
-#define PME_EN 0x0100
-
-#define PARTID_MASK 0xFFFFF000
-#define PARTID_START_BIT 12
-
-/* #define LANCE_DWIO_RESET_PORT 0x18
-#define LANCE_WIO_RESET_PORT 0x14 */
-#define MIB_OFFSET 0x28
-
/* Command style register access
Registers CMD0, CMD2, CMD3,CMD7 and INTEN0 uses a write access technique called command style access. It allows the write to selected bits of this register without altering the bits that are not selected. Command style registers are divided into 4 bytes that can be written independently. Higher order bit of each byte is the value bit that specifies the value that will be written into the selected bits of register.
@@ -155,7 +99,7 @@
#define XMT_RING_LEN2 0x148 /* Transmit Ring2 length register */
#define XMT_RING_LEN3 0x14C /* Transmit Ring3 length register */
-#define RCV_RING_LEN0 0x150 /* Transmit Ring0 length register */
+#define RCV_RING_LEN0 0x150 /* Receive Ring0 length register */
#define SRAM_SIZE 0x178 /* SRAM size register */
#define SRAM_BOUNDARY 0x17A /* SRAM boundary register */
@@ -164,391 +108,398 @@
#define PADR 0x160 /* Physical address register */
+#define IFS1 0x18C /* Inter-frame spacing Part1 register */
+#define IFS 0x18D /* Inter-frame spacing register */
+#define IPG 0x18E /* Inter-frame gap register */
/* 64bit register */
#define LADRF 0x168 /* Logical address filter register */
-/* 8bit regsisters */
-
-#define IFS1 0x18C /* Inter-frame spacing Part1 register */
-#define IFS 0x18D /* Inter-frame spacing register */
/* Register Bit Definitions */
+typedef enum {
+
+ ASF_INIT_DONE = (1 << 1),
+ ASF_INIT_PRESENT = (1 << 0),
+
+}STAT_ASF_BITS;
+
+typedef enum {
+
+ MIB_CMD_ACTIVE = (1 << 15 ),
+ MIB_RD_CMD = (1 << 13 ),
+ MIB_CLEAR = (1 << 12 ),
+ MIB_ADDRESS = (1 << 0) | (1 << 1) | (1 << 2) | (1 << 3)|
+ (1 << 4) | (1 << 5),
+}MIB_ADDR_BITS;
+
+
+typedef enum {
+
+ PMAT_DET = (1 << 12),
+ MP_DET = (1 << 11),
+ LC_DET = (1 << 10),
+ SPEED_MASK = (1 << 9)|(1 << 8)|(1 << 7),
+ FULL_DPLX = (1 << 6),
+ LINK_STATS = (1 << 5),
+ AUTONEG_COMPLETE = (1 << 4),
+ MIIPD = (1 << 3),
+ RX_SUSPENDED = (1 << 2),
+ TX_SUSPENDED = (1 << 1),
+ RUNNING = (1 << 0),
+
+}STAT0_BITS;
-/* STAT_ASF 0x00, 32bit register */
-#define ASF_INIT_DONE B1_MASK
-#define ASF_INIT_PRESENT B0_MASK
-
-/* MIB_ADDR 0x14, 16bit register */
-#define MIB_CMD_ACTIVE B15_MASK
-#define MIB_RD_CMD B13_MASK
-#define MIB_CLEAR B12_MASK
-#define MIB_ADDRESS 0x0000003F /* 5:0 */
-
-/* QOS_ADDR 0x1C, 16bit register */
-#define QOS_CMD_ACTIVE B15_MASK
-#define QOS_WR_CMD B14_MASK
-#define QOS_RD_CMD B13_MASK
-#define QOS_ADDRESS 0x0000001F /* 4:0 */
-
-/* STAT0 0x30, 32bit register */
-#define PAUSE_PEND B14_MASK
-#define PAUSING B13_MASK
-#define PMAT_DET B12_MASK
-#define MP_DET B11_MASK
-#define LC_DET B10_MASK
-#define SPEED_MASK 0x0380 /* 9:7 */
-#define FULL_DPLX B6_MASK
-#define LINK_STATS B5_MASK
-#define AUTONEG_COMPLETE B4_MASK
-#define MIIPD B3_MASK
-#define RX_SUSPENDED B2_MASK
-#define TX_SUSPENDED B1_MASK
-#define RUNNING B0_MASK
#define PHY_SPEED_10 0x2
#define PHY_SPEED_100 0x3
/* INT0 0x38, 32bit register */
-#define INTR B31_MASK
-#define PCSINT B28_MASK
-#define LCINT B27_MASK
-#define APINT5 B26_MASK
-#define APINT4 B25_MASK
-#define APINT3 B24_MASK
-#define TINT_SUM B23_MASK
-#define APINT2 B22_MASK
-#define APINT1 B21_MASK
-#define APINT0 B20_MASK
-#define MIIPDTINT B19_MASK
-#define MCCIINT B18_MASK
-#define MCCINT B17_MASK
-#define MREINT B16_MASK
-#define RINT_SUM B15_MASK
-#define SPNDINT B14_MASK
-#define MPINT B13_MASK
-#define SINT B12_MASK
-#define TINT3 B11_MASK
-#define TINT2 B10_MASK
-#define TINT1 B9_MASK
-#define TINT0 B8_MASK
-#define UINT B7_MASK
-#define STINT B4_MASK
-#define RINT3 B3_MASK
-#define RINT2 B2_MASK
-#define RINT1 B1_MASK
-#define RINT0 B0_MASK
-
-/* INTEN0 0x40, 32bit register */
-#define VAL3 B31_MASK /* VAL bit for byte 3 */
-#define VAL2 B23_MASK /* VAL bit for byte 2 */
-#define VAL1 B15_MASK /* VAL bit for byte 1 */
-#define VAL0 B7_MASK /* VAL bit for byte 0 */
-/* VAL3 */
-#define PSCINTEN B28_MASK
-#define LCINTEN B27_MASK
-#define APINT5EN B26_MASK
-#define APINT4EN B25_MASK
-#define APINT3EN B24_MASK
-/* VAL2 */
-#define APINT2EN B22_MASK
-#define APINT1EN B21_MASK
-#define APINT0EN B20_MASK
-#define MIIPDTINTEN B19_MASK
-#define MCCIINTEN B18_MASK
-#define MCCINTEN B17_MASK
-#define MREINTEN B16_MASK
-/* VAL1 */
-#define SPNDINTEN B14_MASK
-#define MPINTEN B13_MASK
-#define SINTEN B12_MASK
-#define TINTEN3 B11_MASK
-#define TINTEN2 B10_MASK
-#define TINTEN1 B9_MASK
-#define TINTEN0 B8_MASK
-/* VAL0 */
-#define STINTEN B4_MASK
-#define RINTEN3 B3_MASK
-#define RINTEN2 B2_MASK
-#define RINTEN1 B1_MASK
-#define RINTEN0 B0_MASK
-
-#define INTEN0_CLEAR 0x1F7F7F1F /* Command style register */
-
-/* CMD0 0x48, 32bit register */
-/* VAL2 */
-#define RDMD3 B19_MASK
-#define RDMD2 B18_MASK
-#define RDMD1 B17_MASK
-#define RDMD0 B16_MASK
-/* VAL1 */
-#define TDMD3 B11_MASK
-#define TDMD2 B10_MASK
-#define TDMD1 B9_MASK
-#define TDMD0 B8_MASK
-/* VAL0 */
-#define UINTCMD B6_MASK
-#define RX_FAST_SPND B5_MASK
-#define TX_FAST_SPND B4_MASK
-#define RX_SPND B3_MASK
-#define TX_SPND B2_MASK
-#define INTREN B1_MASK
-#define RUN B0_MASK
-
-#define CMD0_CLEAR 0x000F0F7F /* Command style register */
-
-/* CMD2 0x50, 32bit register */
-/* VAL3 */
-#define CONDUIT_MODE B29_MASK
-/* VAL2 */
-#define RPA B19_MASK
-#define DRCVPA B18_MASK
-#define DRCVBC B17_MASK
-#define PROM B16_MASK
-/* VAL1 */
-#define ASTRP_RCV B13_MASK
-#define FCOLL B12_MASK
-#define EMBA B11_MASK
-#define DXMT2PD B10_MASK
-#define LTINTEN B9_MASK
-#define DXMTFCS B8_MASK
-/* VAL0 */
-#define APAD_XMT B6_MASK
-#define DRTY B5_MASK
-#define INLOOP B4_MASK
-#define EXLOOP B3_MASK
-#define REX_RTRY B2_MASK
-#define REX_UFLO B1_MASK
-#define REX_LCOL B0_MASK
-
-#define CMD2_CLEAR 0x3F7F3F7F /* Command style register */
-
-/* CMD3 0x54, 32bit register */
-/* VAL3 */
-#define ASF_INIT_DONE_ALIAS B29_MASK
-/* VAL2 */
-#define JUMBO B21_MASK
-#define VSIZE B20_MASK
-#define VLONLY B19_MASK
-#define VL_TAG_DEL B18_MASK
-/* VAL1 */
-#define EN_PMGR B14_MASK
-#define INTLEVEL B13_MASK
-#define FORCE_FULL_DUPLEX B12_MASK
-#define FORCE_LINK_STATUS B11_MASK
-#define APEP B10_MASK
-#define MPPLBA B9_MASK
-/* VAL0 */
-#define RESET_PHY_PULSE B2_MASK
-#define RESET_PHY B1_MASK
-#define PHY_RST_POL B0_MASK
-/* CMD7 0x64, 32bit register */
-/* VAL0 */
-#define PMAT_SAVE_MATCH B4_MASK
-#define PMAT_MODE B3_MASK
-#define MPEN_SW B1_MASK
-#define LCMODE_SW B0_MASK
-
-#define CMD7_CLEAR 0x0000001B /* Command style register */
-/* CTRL0 0x68, 32bit register */
-#define PHY_SEL 0x03000000 /* 25:24 */
-#define RESET_PHY_WIDTH 0x00FF0000 /* 23:16 */
-#define BSWP_REGS B10_MASK
-#define BSWP_DESC B9_MASK
-#define BSWP_DATA B8_MASK
-#define CACHE_ALIGN B4_MASK
-#define BURST_LIMIT 0x0000000F /* 3:0 */
-
-/* CTRL1 0x6C, 32bit register */
-#define SLOTMOD_MASK 0x03000000 /* 25:24 */
-#define XMTSP_MASK 0x300 /* 17:16 */
-#define XMTSP_128 0x200
-#define XMTSP_64 0x100
-#define CRTL1_DEFAULT 0x00000017
-
-/* CTRL2 0x70, 32bit register */
-#define FS_MASK 0x00070000 /* 18:16 */
-#define FMDC_MASK 0x00000300 /* 9:8 */
-#define XPHYRST B7_MASK
-#define XPHYANE B6_MASK
-#define XPHYFD B5_MASK
-#define XPHYSP B3_MASK /* 4:3 */
-#define APDW_MASK 0x00000007 /* 2:0 */
-
-/* RCV_RING_CFG 0x78, 16bit register */
-#define RCV_DROP3 B11_MASK
-#define RCV_DROP2 B10_MASK
-#define RCV_DROP1 B9_MASK
-#define RCV_DROP0 B8_MASK
-#define RCV_RING_DEFAULT 0x0030 /* 5:4 */
-#define RCV_RING3_EN B3_MASK
-#define RCV_RING2_EN B2_MASK
-#define RCV_RING1_EN B1_MASK
-#define RCV_RING0_EN B0_MASK
+typedef enum {
+
+ INTR = (1 << 31),
+ PCSINT = (1 << 28),
+ LCINT = (1 << 27),
+ APINT5 = (1 << 26),
+ APINT4 = (1 << 25),
+ APINT3 = (1 << 24),
+ TINT_SUM = (1 << 23),
+ APINT2 = (1 << 22),
+ APINT1 = (1 << 21),
+ APINT0 = (1 << 20),
+ MIIPDTINT = (1 << 19),
+ MCCINT = (1 << 17),
+ MREINT = (1 << 16),
+ RINT_SUM = (1 << 15),
+ SPNDINT = (1 << 14),
+ MPINT = (1 << 13),
+ SINT = (1 << 12),
+ TINT3 = (1 << 11),
+ TINT2 = (1 << 10),
+ TINT1 = (1 << 9),
+ TINT0 = (1 << 8),
+ UINT = (1 << 7),
+ STINT = (1 << 4),
+ RINT0 = (1 << 0),
+
+}INT0_BITS;
+
+typedef enum {
+
+ VAL3 = (1 << 31), /* VAL bit for byte 3 */
+ VAL2 = (1 << 23), /* VAL bit for byte 2 */
+ VAL1 = (1 << 15), /* VAL bit for byte 1 */
+ VAL0 = (1 << 7), /* VAL bit for byte 0 */
+
+}VAL_BITS;
+
+typedef enum {
+
+ /* VAL3 */
+ LCINTEN = (1 << 27),
+ APINT5EN = (1 << 26),
+ APINT4EN = (1 << 25),
+ APINT3EN = (1 << 24),
+ /* VAL2 */
+ APINT2EN = (1 << 22),
+ APINT1EN = (1 << 21),
+ APINT0EN = (1 << 20),
+ MIIPDTINTEN = (1 << 19),
+ MCCIINTEN = (1 << 18),
+ MCCINTEN = (1 << 17),
+ MREINTEN = (1 << 16),
+ /* VAL1 */
+ SPNDINTEN = (1 << 14),
+ MPINTEN = (1 << 13),
+ TINTEN3 = (1 << 11),
+ SINTEN = (1 << 12),
+ TINTEN2 = (1 << 10),
+ TINTEN1 = (1 << 9),
+ TINTEN0 = (1 << 8),
+ /* VAL0 */
+ STINTEN = (1 << 4),
+ RINTEN0 = (1 << 0),
+
+ INTEN0_CLEAR = 0x1F7F7F1F, /* Command style register */
+
+}INTEN0_BITS;
+
+typedef enum {
+ /* VAL2 */
+ RDMD0 = (1 << 16),
+ /* VAL1 */
+ TDMD3 = (1 << 11),
+ TDMD2 = (1 << 10),
+ TDMD1 = (1 << 9),
+ TDMD0 = (1 << 8),
+ /* VAL0 */
+ UINTCMD = (1 << 6),
+ RX_FAST_SPND = (1 << 5),
+ TX_FAST_SPND = (1 << 4),
+ RX_SPND = (1 << 3),
+ TX_SPND = (1 << 2),
+ INTREN = (1 << 1),
+ RUN = (1 << 0),
+
+ CMD0_CLEAR = 0x000F0F7F, /* Command style register */
+
+}CMD0_BITS;
+
+typedef enum {
+
+ /* VAL3 */
+ CONDUIT_MODE = (1 << 29),
+ /* VAL2 */
+ RPA = (1 << 19),
+ DRCVPA = (1 << 18),
+ DRCVBC = (1 << 17),
+ PROM = (1 << 16),
+ /* VAL1 */
+ ASTRP_RCV = (1 << 13),
+ RCV_DROP0 = (1 << 12),
+ EMBA = (1 << 11),
+ DXMT2PD = (1 << 10),
+ LTINTEN = (1 << 9),
+ DXMTFCS = (1 << 8),
+ /* VAL0 */
+ APAD_XMT = (1 << 6),
+ DRTY = (1 << 5),
+ INLOOP = (1 << 4),
+ EXLOOP = (1 << 3),
+ REX_RTRY = (1 << 2),
+ REX_UFLO = (1 << 1),
+ REX_LCOL = (1 << 0),
+
+ CMD2_CLEAR = 0x3F7F3F7F, /* Command style register */
+
+}CMD2_BITS;
+
+typedef enum {
+
+ /* VAL3 */
+ ASF_INIT_DONE_ALIAS = (1 << 29),
+ /* VAL2 */
+ JUMBO = (1 << 21),
+ VSIZE = (1 << 20),
+ VLONLY = (1 << 19),
+ VL_TAG_DEL = (1 << 18),
+ /* VAL1 */
+ EN_PMGR = (1 << 14),
+ INTLEVEL = (1 << 13),
+ FORCE_FULL_DUPLEX = (1 << 12),
+ FORCE_LINK_STATUS = (1 << 11),
+ APEP = (1 << 10),
+ MPPLBA = (1 << 9),
+ /* VAL0 */
+ RESET_PHY_PULSE = (1 << 2),
+ RESET_PHY = (1 << 1),
+ PHY_RST_POL = (1 << 0),
+
+}CMD3_BITS;
+
+
+typedef enum {
+
+ /* VAL0 */
+ PMAT_SAVE_MATCH = (1 << 4),
+ PMAT_MODE = (1 << 3),
+ MPEN_SW = (1 << 1),
+ LCMODE_SW = (1 << 0),
+
+ CMD7_CLEAR = 0x0000001B /* Command style register */
+
+}CMD7_BITS;
+
+
+typedef enum {
+
+ RESET_PHY_WIDTH = (0xF << 16) | (0xF<< 20), /* 0x00FF0000 */
+ XMTSP_MASK = (1 << 9) | (1 << 8), /* 9:8 */
+ XMTSP_128 = (1 << 9), /* 9 */
+ XMTSP_64 = (1 << 8),
+ CACHE_ALIGN = (1 << 4),
+ BURST_LIMIT_MASK = (0xF << 0 ),
+ CTRL1_DEFAULT = 0x00010111,
+
+}CTRL1_BITS;
+
+typedef enum {
+
+ FMDC_MASK = (1 << 9)|(1 << 8), /* 9:8 */
+ XPHYRST = (1 << 7),
+ XPHYANE = (1 << 6),
+ XPHYFD = (1 << 5),
+ XPHYSP = (1 << 4) | (1 << 3), /* 4:3 */
+ APDW_MASK = (1 << 2) | (1 << 1) | (1 << 0), /* 2:0 */
+
+}CTRL2_BITS;
/* XMT_RING_LIMIT 0x7C, 32bit register */
-#define XMT_RING2_LIMIT 0x00FF0000 /* 23:16 */
-#define XMT_RING1_LIMIT 0x0000FF00 /* 15:8 */
-#define XMT_RING0_LIMIT 0x000000FF /* 7:0 */
-
-/* AUTOPOLL0 0x88, 16bit register */
-#define AP_REG0_EN B15_MASK
-#define AP_REG0_ADDR_MASK 0x1F00 /* 12:8 */
-#define AP_PHY0_ADDR_MASK 0x001F /* 4:0 */
+typedef enum {
+
+ XMT_RING2_LIMIT = (0xFF << 16), /* 23:16 */
+ XMT_RING1_LIMIT = (0xFF << 8), /* 15:8 */
+ XMT_RING0_LIMIT = (0xFF << 0), /* 7:0 */
+
+}XMT_RING_LIMIT_BITS;
+
+typedef enum {
+
+ AP_REG0_EN = (1 << 15),
+ AP_REG0_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
+ AP_PHY0_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
+
+}AUTOPOLL0_BITS;
/* AUTOPOLL1 0x8A, 16bit register */
-#define AP_REG1_EN B15_MASK
-#define AP_REG1_ADDR_MASK 0x1F00 /* 12:8 */
-#define AP_PRE_SUP1 B6_MASK
-#define AP_PHY1_DFLT B5_MASK
-#define AP_PHY1_ADDR_MASK 0x001F /* 4:0 */
-
-/* AUTOPOLL2 0x8C, 16bit register */
-#define AP_REG2_EN B15_MASK
-#define AP_REG2_ADDR_MASK 0x1F00 /* 12:8 */
-#define AP_PRE_SUP2 B6_MASK
-#define AP_PHY2_DFLT B5_MASK
-#define AP_PHY2_ADDR_MASK 0x001F /* 4:0 */
-
-/* AUTOPOLL3 0x8E, 16bit register */
-#define AP_REG3_EN B15_MASK
-#define AP_REG3_ADDR_MASK 0x1F00 /* 12:8 */
-#define AP_PRE_SUP3 B6_MASK
-#define AP_PHY3_DFLT B5_MASK
-#define AP_PHY3_ADDR_MASK 0x001F /* 4:0 */
-
-/* AUTOPOLL4 0x90, 16bit register */
-#define AP_REG4_EN B15_MASK
-#define AP_REG4_ADDR_MASK 0x1F00 /* 12:8 */
-#define AP_PRE_SUP4 B6_MASK
-#define AP_PHY4_DFLT B5_MASK
-#define AP_PHY4_ADDR_MASK 0x001F /* 4:0 */
-
-/* AUTOPOLL5 0x92, 16bit register */
-#define AP_REG5_EN B15_MASK
-#define AP_REG5_ADDR_MASK 0x1F00 /* 12:8 */
-#define AP_PRE_SUP5 B6_MASK
-#define AP_PHY5_DFLT B5_MASK
-#define AP_PHY5_ADDR_MASK 0x001F /* 4:0 */
+typedef enum {
+
+ AP_REG1_EN = (1 << 15),
+ AP_REG1_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
+ AP_PRE_SUP1 = (1 << 6),
+ AP_PHY1_DFLT = (1 << 5),
+ AP_PHY1_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
+
+}AUTOPOLL1_BITS;
+
+
+typedef enum {
+
+ AP_REG2_EN = (1 << 15),
+ AP_REG2_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
+ AP_PRE_SUP2 = (1 << 6),
+ AP_PHY2_DFLT = (1 << 5),
+ AP_PHY2_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
+
+}AUTOPOLL2_BITS;
+
+typedef enum {
+
+ AP_REG3_EN = (1 << 15),
+ AP_REG3_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
+ AP_PRE_SUP3 = (1 << 6),
+ AP_PHY3_DFLT = (1 << 5),
+ AP_PHY3_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
+
+}AUTOPOLL3_BITS;
+
+
+typedef enum {
+
+ AP_REG4_EN = (1 << 15),
+ AP_REG4_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
+ AP_PRE_SUP4 = (1 << 6),
+ AP_PHY4_DFLT = (1 << 5),
+ AP_PHY4_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
+
+}AUTOPOLL4_BITS;
+
+
+typedef enum {
+
+ AP_REG5_EN = (1 << 15),
+ AP_REG5_ADDR_MASK = (0xF << 8) |(1 << 12),/* 12:8 */
+ AP_PRE_SUP5 = (1 << 6),
+ AP_PHY5_DFLT = (1 << 5),
+ AP_PHY5_ADDR_MASK = (0xF << 0) |(1 << 4),/* 4:0 */
+
+}AUTOPOLL5_BITS;
+
+
+
/* AP_VALUE 0x98, 32bit ragister */
-#define AP_VAL_ACTIVE B31_MASK
-#define AP_VAL_RD_CMD B29_MASK
-#define AP_ADDR 0x00070000 /* 18:16 */
-#define AP_VAL 0x0000FFFF /* 15:0 */
-
-/* PCS_ANEG 0x9C, 32bit register */
-#define SYNC_LOST B10_MASK
-#define IMATCH B9_MASK
-#define CMATCH B8_MASK
-#define PCS_AN_IDLE B1_MASK
-#define PCS_AN_CFG B0_MASK
-
-/* DLY_INT_A 0xA8, 32bit register */
-#define DLY_INT_A_R3 B31_MASK
-#define DLY_INT_A_R2 B30_MASK
-#define DLY_INT_A_R1 B29_MASK
-#define DLY_INT_A_R0 B28_MASK
-#define DLY_INT_A_T3 B27_MASK
-#define DLY_INT_A_T2 B26_MASK
-#define DLY_INT_A_T1 B25_MASK
-#define DLY_INT_A_T0 B24_MASK
-#define EVENT_COUNT_A 0x00FF0000 /* 20:16 */
-#define MAX_DELAY_TIME_A 0x000007FF /* 10:0 */
-
-/* DLY_INT_B 0xAC, 32bit register */
-#define DLY_INT_B_R3 B31_MASK
-#define DLY_INT_B_R2 B30_MASK
-#define DLY_INT_B_R1 B29_MASK
-#define DLY_INT_B_R0 B28_MASK
-#define DLY_INT_B_T3 B27_MASK
-#define DLY_INT_B_T2 B26_MASK
-#define DLY_INT_B_T1 B25_MASK
-#define DLY_INT_B_T0 B24_MASK
-#define EVENT_COUNT_B 0x00FF0000 /* 20:16 */
-#define MAX_DELAY_TIME_B 0x000007FF /* 10:0 */
-
-/* DFC_THRESH2 0xC0, 16bit register */
-#define DFC_THRESH2_HIGH 0xFF00 /* 15:8 */
-#define DFC_THRESH2_LOW 0x00FF /* 7:0 */
-
-/* DFC_THRESH3 0xC2, 16bit register */
-#define DFC_THRESH3_HIGH 0xFF00 /* 15:8 */
-#define DFC_THRESH3_LOW 0x00FF /* 7:0 */
-
-/* DFC_THRESH0 0xC4, 16bit register */
-#define DFC_THRESH0_HIGH 0xFF00 /* 15:8 */
-#define DFC_THRESH0_LOW 0x00FF /* 7:0 */
-
-/* DFC_THRESH1 0xC6, 16bit register */
-#define DFC_THRESH1_HIGH 0xFF00 /* 15:8 */
-#define DFC_THRESH1_LOW 0x00FF /* 7:0 */
+typedef enum {
+
+ AP_VAL_ACTIVE = (1 << 31),
+ AP_VAL_RD_CMD = ( 1 << 29),
+ AP_ADDR = (1 << 18)|(1 << 17)|(1 << 16), /* 18:16 */
+ AP_VAL = (0xF << 0) | (0xF << 4) |( 0xF << 8) |
+ (0xF << 12), /* 15:0 */
+
+}AP_VALUE_BITS;
+
+typedef enum {
+
+ DLY_INT_A_R3 = (1 << 31),
+ DLY_INT_A_R2 = (1 << 30),
+ DLY_INT_A_R1 = (1 << 29),
+ DLY_INT_A_R0 = (1 << 28),
+ DLY_INT_A_T3 = (1 << 27),
+ DLY_INT_A_T2 = (1 << 26),
+ DLY_INT_A_T1 = (1 << 25),
+ DLY_INT_A_T0 = ( 1 << 24),
+ EVENT_COUNT_A = (0xF << 16) | (0x1 << 20),/* 20:16 */
+ MAX_DELAY_TIME_A = (0xF << 0) | (0xF << 4) | (1 << 8)|
+ (1 << 9) | (1 << 10), /* 10:0 */
+
+}DLY_INT_A_BITS;
+
+typedef enum {
+
+ DLY_INT_B_R3 = (1 << 31),
+ DLY_INT_B_R2 = (1 << 30),
+ DLY_INT_B_R1 = (1 << 29),
+ DLY_INT_B_R0 = (1 << 28),
+ DLY_INT_B_T3 = (1 << 27),
+ DLY_INT_B_T2 = (1 << 26),
+ DLY_INT_B_T1 = (1 << 25),
+ DLY_INT_B_T0 = ( 1 << 24),
+ EVENT_COUNT_B = (0xF << 16) | (0x1 << 20),/* 20:16 */
+ MAX_DELAY_TIME_B = (0xF << 0) | (0xF << 4) | (1 << 8)|
+ (1 << 9) | (1 << 10), /* 10:0 */
+}DLY_INT_B_BITS;
+
/* FLOW_CONTROL 0xC8, 32bit register */
-#define PAUSE_LEN_CHG B30_MASK
-#define FFC_EN B28_MASK
-#define DFC_RING3_EN B27_MASK
-#define DFC_RING2_EN B26_MASK
-#define DFC_RING1_EN B25_MASK
-#define DFC_RING0_EN B24_MASK
-#define FIXP_CONGEST B21_MASK
-#define FPA B20_MASK
-#define NPA B19_MASK
-#define FIXP B18_MASK
-#define FCPEN B17_MASK
-#define FCCMD B16_MASK
-#define PAUSE_LEN 0x0000FFFF /* 15:0 */
-
-/* FFC THRESH 0xCC, 32bit register */
-#define FFC_HIGH 0xFFFF0000 /* 31:16 */
-#define FFC_LOW 0x0000FFFF /* 15:0 */
+typedef enum {
+
+ PAUSE_LEN_CHG = (1 << 30),
+ FTPE = (1 << 22),
+ FRPE = (1 << 21),
+ NAPA = (1 << 20),
+ NPA = (1 << 19),
+ FIXP = ( 1 << 18),
+ FCCMD = ( 1 << 16),
+ PAUSE_LEN = (0xF << 0) | (0xF << 4) |( 0xF << 8) | (0xF << 12), /* 15:0 */
+
+}FLOW_CONTROL_BITS;
/* PHY_ ACCESS 0xD0, 32bit register */
-#define PHY_CMD_ACTIVE B31_MASK
-#define PHY_WR_CMD B30_MASK
-#define PHY_RD_CMD B29_MASK
-#define PHY_RD_ERR B28_MASK
-#define PHY_PRE_SUP B27_MASK
-#define PHY_ADDR 0x03E00000 /* 25:21 */
-#define PHY_REG_ADDR 0x001F0000 /* 20:16 */
-#define PHY_DATA 0x0000FFFF /* 15:0 */
-
-/* LED0..3 0xE0..0xE6, 16bit register */
-#define LEDOUT B15_MASK
-#define LEDPOL B14_MASK
-#define LEDDIS B13_MASK
-#define LEDSTRETCH B12_MASK
-#define LED1000 B8_MASK
-#define LED100 B7_MASK
-#define LEDMP B6_MASK
-#define LEDFD B5_MASK
-#define LEDLINK B4_MASK
-#define LEDRCVMAT B3_MASK
-#define LEDXMT B2_MASK
-#define LEDRCV B1_MASK
-#define LEDCOLOUT B0_MASK
-
-/* EEPROM_ACC 0x17C, 16bit register */
-#define PVALID B15_MASK
-#define PREAD B14_MASK
-#define EEDET B13_MASK
-#define EEN B4_MASK
-#define ECS B2_MASK
-#define EESK B1_MASK
-#define edi_edo b0_MASK
+typedef enum {
+
+ PHY_CMD_ACTIVE = (1 << 31),
+ PHY_WR_CMD = (1 << 30),
+ PHY_RD_CMD = (1 << 29),
+ PHY_RD_ERR = (1 << 28),
+ PHY_PRE_SUP = (1 << 27),
+ PHY_ADDR = (1 << 21) | (1 << 22) | (1 << 23)|
+ (1 << 24) |(1 << 25),/* 25:21 */
+ PHY_REG_ADDR = (1 << 16) | (1 << 17) | (1 << 18)| (1 << 19) | (1 << 20),/* 20:16 */
+ PHY_DATA = (0xF << 0)|(0xF << 4) |(0xF << 8)|
+ (0xF << 12),/* 15:0 */
+
+}PHY_ACCESS_BITS;
+
/* PMAT0 0x190, 32bit register */
-#define PMR_ACTIVE B31_MASK
-#define PMR_WR_CMD B30_MASK
-#define PMR_RD_CMD B29_MASK
-#define PMR_BANK B28_MASK
-#define PMR_ADDR 0x007F0000 /* 22:16 */
-#define PMR_B4 0x000000FF /* 15:0 */
+typedef enum {
+ PMR_ACTIVE = (1 << 31),
+ PMR_WR_CMD = (1 << 30),
+ PMR_RD_CMD = (1 << 29),
+ PMR_BANK = (1 <<28),
+ PMR_ADDR = (0xF << 16)|(1 << 20)|(1 << 21)|
+ (1 << 22),/* 22:16 */
+ PMR_B4 = (0xF << 0) | (0xF << 4),/* 15:0 */
+}PMAT0_BITS;
+
/* PMAT1 0x194, 32bit register */
-#define PMR_B3 0xFF000000 /* 31:24 */
-#define PMR_B2 0x00FF0000 /* 23:16 */
-#define PMR_B1 0x0000FF00 /* 15:8 */
-#define PMR_B0 0x000000FF /* 7:0 */
+typedef enum {
+ PMR_B3 = (0xF << 24) | (0xF <<28),/* 31:24 */
+ PMR_B2 = (0xF << 16) |(0xF << 20),/* 23:16 */
+ PMR_B1 = (0xF << 8) | (0xF <<12), /* 15:8 */
+ PMR_B0 = (0xF << 0)|(0xF << 4),/* 7:0 */
+}PMAT1_BITS;
/************************************************************************/
/* */
@@ -615,7 +566,7 @@
#define PCI_VENDOR_ID_AMD 0x1022
#define PCI_DEVICE_ID_AMD8111E_7462 0x7462
-#define MAX_UNITS 16 /* Maximum number of devices possible */
+#define MAX_UNITS 8 /* Maximum number of devices possible */
#define NUM_TX_BUFFERS 32 /* Number of transmit buffers */
#define NUM_RX_BUFFERS 32 /* Number of receive buffers */
@@ -637,45 +588,73 @@
#define MIN_PKT_LEN 60
#define ETH_ADDR_LEN 6
+#define AMD8111E_TX_TIMEOUT (3 * HZ)/* 3 sec */
+#define SOFT_TIMER_FREQ 0xBEBC /* 0.5 sec */
+#define DELAY_TIMER_CONV 50 /* msec to 10 usec conversion.
+ Only 500 usec resolution */
#define OPTION_VLAN_ENABLE 0x0001
#define OPTION_JUMBO_ENABLE 0x0002
#define OPTION_MULTICAST_ENABLE 0x0004
#define OPTION_WOL_ENABLE 0x0008
#define OPTION_WAKE_MAGIC_ENABLE 0x0010
#define OPTION_WAKE_PHY_ENABLE 0x0020
+#define OPTION_INTR_COAL_ENABLE 0x0040
+#define OPTION_DYN_IPG_ENABLE 0x0080
#define PHY_REG_ADDR_MASK 0x1f
+/* ipg parameters */
+#define DEFAULT_IPG 0x60
+#define IFS1_DELTA 36
+#define IPG_CONVERGE_TIME 0.5
+#define IPG_STABLE_TIME 5
+#define MIN_IPG 96
+#define MAX_IPG 255
+#define IPG_STEP 16
+#define CSTATE 1
+#define SSTATE 2
+
/* Assume contoller gets data 10 times the maximum processing time */
#define REPEAT_CNT 10;
/* amd8111e decriptor flag definitions */
+typedef enum {
-#define OWN_BIT B15_MASK
-#define ADD_FCS_BIT B13_MASK
-#define LTINT_BIT B12_MASK
-#define STP_BIT B9_MASK
-#define ENP_BIT B8_MASK
-#define KILL_BIT B6_MASK
-#define TCC_MASK 0x0003
-#define TCC_VLAN_INSERT B1_MASK
-#define TCC_VLAN_REPLACE 0x0003
-#define RESET_RX_FLAGS 0x0000
+ OWN_BIT = (1 << 15),
+ ADD_FCS_BIT = (1 << 13),
+ LTINT_BIT = (1 << 12),
+ STP_BIT = (1 << 9),
+ ENP_BIT = (1 << 8),
+ KILL_BIT = (1 << 6),
+ TCC_VLAN_INSERT = (1 << 1),
+ TCC_VLAN_REPLACE = (1 << 1) |( 1<< 0),
+
+}TX_FLAG_BITS;
+
+typedef enum {
+ ERR_BIT = (1 << 14),
+ FRAM_BIT = (1 << 13),
+ OFLO_BIT = (1 << 12),
+ CRC_BIT = (1 << 11),
+ PAM_BIT = (1 << 6),
+ LAFM_BIT = (1 << 5),
+ BAM_BIT = (1 << 4),
+ TT_VLAN_TAGGED = (1 << 3) |(1 << 2),/* 0x000 */
+ TT_PRTY_TAGGED = (1 << 3),/* 0x0008 */
+
+}RX_FLAG_BITS;
-#define ERR_BIT B14_MASK
-#define FRAM_BIT B13_MASK
-#define OFLO_BIT B12_MASK
-#define CRC_BIT B11_MASK
-#define PAM_BIT B6_MASK
-#define LAFM_BIT B5_MASK
-#define BAM_BIT B4_MASK
+#define RESET_RX_FLAGS 0x0000
#define TT_MASK 0x000c
-#define TT_VLAN_TAGGED 0x000c
-#define TT_PRTY_TAGGED 0x0008
+#define TCC_MASK 0x0003
/* driver ioctl parameters */
#define PHY_ID 0x01 /* currently it is fixed */
-#define AMD8111E_REG_DUMP_LEN 4096 /* Memory mapped register length */
+#define AMD8111E_REG_DUMP_LEN 13*sizeof(u32)
+
+/* crc generator constants */
+#define CRC32 0xedb88320
+#define INITCRC 0xFFFFFFFF
/* amd8111e desriptor format */
@@ -683,7 +662,7 @@
u16 buff_count; /* Size of the buffer pointed by this descriptor */
- u16 tx_dr_offset2;
+ u16 tx_flags;
u16 tag_ctrl_info;
@@ -704,7 +683,7 @@
u16 buff_count; /* Len of the buffer pointed by descriptor. */
- u16 rx_dr_offset10;
+ u16 rx_flags;
u32 buff_phy_addr;
@@ -719,10 +698,58 @@
u16 speed;
u8 duplex;
u8 autoneg;
- u16 orig_speed;
- u8 orig_duplex;
u8 reserved; /* 32bit alignment */
};
+
+enum coal_type{
+
+ NO_COALESCE,
+ LOW_COALESCE,
+ MEDIUM_COALESCE,
+ HIGH_COALESCE,
+
+};
+
+enum coal_mode{
+ RX_INTR_COAL,
+ TX_INTR_COAL,
+ DISABLE_COAL,
+ ENABLE_COAL,
+
+};
+#define MAX_TIMEOUT 40
+#define MAX_EVENT_COUNT 31
+struct amd8111e_coalesce_conf{
+
+ unsigned int rx_timeout;
+ unsigned int rx_event_count;
+ unsigned long rx_packets;
+ unsigned long rx_prev_packets;
+ unsigned long rx_bytes;
+ unsigned long rx_prev_bytes;
+ unsigned int rx_coal_type;
+
+ unsigned int tx_timeout;
+ unsigned int tx_event_count;
+ unsigned long tx_packets;
+ unsigned long tx_prev_packets;
+ unsigned long tx_bytes;
+ unsigned long tx_prev_bytes;
+ unsigned int tx_coal_type;
+
+};
+struct ipg_info{
+
+ unsigned int ipg_state;
+ unsigned int ipg;
+ unsigned int current_ipg;
+ unsigned int col_cnt;
+ unsigned int diff_col_cnt;
+ unsigned int timer_tick;
+ unsigned int prev_ipg;
+ struct timer_list ipg_timer;
+};
+
struct amd8111e_priv{
struct amd8111e_tx_dr* tx_ring;
@@ -742,45 +769,54 @@
void * mmio;
spinlock_t lock; /* Guard lock */
- unsigned long rx_idx, tx_idx; /* The next free ring entry */
- unsigned long tx_complete_idx;
+ unsigned long rx_idx, tx_idx; /* The next free ring entry */
+ unsigned long tx_complete_idx;
unsigned long tx_ring_complete_idx;
unsigned long tx_ring_idx;
- int rx_buff_len; /* Buffer length of rx buffers */
+ unsigned int rx_buff_len; /* Buffer length of rx buffers */
int options; /* Options enabled/disabled for the device */
+
unsigned long ext_phy_option;
+
struct amd8111e_link_config link_config;
int pm_cap;
+ u32 pm_state[12];
struct net_device *next;
+ int mii;
+ struct mii_if_info mii_if;
#if AMD8111E_VLAN_TAG_USED
struct vlan_group *vlgrp;
#endif
char opened;
struct net_device_stats stats;
- struct net_device_stats prev_stats;
struct dev_mc_list* mc_list;
+ struct amd8111e_coalesce_conf coal_conf;
+
+ struct ipg_info ipg_data;
};
-#define AMD8111E_READ_REG64(_memMapBase, _offset, _pUlData) \
- *(u32*)(_pUlData) = readl(_memMapBase + (_offset)); \
- *((u32*)(_pUlData))+1) = readl(_memMapBase + ((_offset)+4))
-
-#define AMD8111E_WRITE_REG64(_memMapBase, _offset, _pUlData) \
- writel(*(u32*)(_pUlData), _memMapBase + (_offset)); \
- writel(*(u32*)((u8*)(_pUlData)+4), _memMapBase + ((_offset)+4)) \
+
+/* kernel provided writeq does not write 64 bits into the amd8111e device register instead writes only higher 32bits data into lower 32bits of the register.
+BUG? */
+#define amd8111e_writeq(_UlData,_memMap) \
+ writel(*(u32*)(&_UlData), _memMap); \
+ writel(*(u32*)((u8*)(&_UlData)+4), _memMap+4)
/* maps the external speed options to internal value */
-static unsigned char speed_duplex_mapping[] = {
+typedef enum {
+ SPEED_AUTONEG,
+ SPEED10_HALF,
+ SPEED10_FULL,
+ SPEED100_HALF,
+ SPEED100_FULL,
+}EXT_PHY_OPTION;
- XPHYANE, /* Auto-negotiation, speed_duplex option 0 */
- 0, /* 10M Half, speed_duplex option 1 */
- XPHYFD, /* 10M Full, speed_duplex option 2 */
- XPHYSP, /* 100M Half, speed_duplex option 3 */
- XPHYFD | XPHYSP /* 100M Full, speed_duplex option 4 */
-};
static int card_idx;
static int speed_duplex[MAX_UNITS] = { 0, };
+static int coalesce[MAX_UNITS] = {1,1,1,1,1,1,1,1};
+static int dynamic_ipg[MAX_UNITS] = {0,0,0,0,0,0,0,0};
+static unsigned int chip_version;
#endif /* _AMD8111E_H */
FUNET's LINUX-ADM group, linux-adm@nic.funet.fi
TCL-scripts by Sam Shen (who was at: slshen@lbl.gov)