J. Postel

Network Working Group
Request for Comments: 12 REVISED

M. Wingfield
26 August 1969

IMP-HOST INTERFACE FLOW DIAGRAMS

The following flow diagrams were extracted from the logic diagrams provided in Appendix B of BBN Report No. 1822. These diagrams indicate the logical sequence of hardware operations which occur within the IMP-HOST interface. The logic names appearing in the blocks correspond to the logic elements found in Appendix B.

IMP to HOST Message




C
A
Y
PAD = 1 ?
N
WORD LENGTH = 1 ?
N
Y
B
INREQST ← 1
DATA HAS BEEN TAKEN ?
N
Y
INREQST ← 0
LAST = 1 ?
Y
END OF MESSAGE
N
PAD = 1 ?
Y
N
B
CLEAR COUNTER

HOST TO IMP MESSAGE




A
THERE'S YOUR HOST BIT ← 0
BTAVL ← 0
WORD LENGTH — 1 =1 ?
Y
N
LSTWD =1 ?
Y
N
LIBIT ← 1
WORD LENGTH =1 ?
Y
N
PULSE SHIFT REG. INCREMENT COUNTER
B
LIBIT ← 0
LSTWD =1 ?
Y
N
END OF MESSAGE
C